

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/938,106	08/23/2001	James M. Derderian	4832US (01-0104)	1038
	7590 10/22/200 C, P.C./ MICRON TEC	EXAMINER		
P.O. BOX 2550) [*]	IM, JUNGHWA M		
SALT LAKE CITY, UT 84110			ART UNIT	PAPER NUMBER
			2811	
		•	NOTIFICATION DATE	DELIVERY MODE
			10/22/2007	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

USPTOMail@traskbritt.com

		Applicatio	n No.	Applicant(s)			
		09/938,100		DERDERIAN, JAMES M.			
Office Action Summary		Examiner		Art Unit			
	. •	Junghwa M	l lm				
The MAILING	G DATE of this communication app	, -		2811 orrespondence address			
Period for Reply	•			,			
THE MAILING DAT - Extensions of time may after SIX (6) MONTHS fi - If the period for reply sp - If NO period for reply is Failure to reply within the Any reply received by the	TATUTORY PERIOD FOR REPL' TE OF THIS COMMUNICATION. TO available under the provisions of 37 CFR 1.1 from the mailing date of this communication. The provision of 37 CFR 1.1 for the mailing date of this communication. The provision of the mailing strength of the provision of the	I36(a). In no ever ly within the statu will apply and will a, cause the appli	nt, however, may a reply be tin tory minimum of thirty (30) day expire SIX (6) MONTHS from cation to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status							
1) Responsive t	o communication(s) filed on <u>23 Ju</u>	ulv 2007.					
	This action is FINAL . 2b) This action is non-final.						
3)☐ Since this ap	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in acc	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4a) Of the above 5) ☐ Claim(s) 6) ☑ Claim(s) <u>23-2</u> 7) ☐ Claim(s)	Claim(s) 23-27,29-35,40-51 and 53-64 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 23-27,29-35,40-51 and 53-64 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement.						
Application Papers							
9)☐ The specifica	tion is objected to by the Examine	er.					
10) The drawing(0) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.	C. § 119			•			
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment(s)							
	i's Patent Drawing Review (PTO-948) Statement(s) (PTO-1449 or PTO/SB/08))	4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal F 6) Other:				

DETAILED ACTION

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 23 and 45 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Claims 23 and 45 recite that the back side of the second semiconductor device, that is, the weight of the second semiconductor device is supported "entirely" by the discrete elements (the wires). Note that the instant invention does not show this aspect. Rather, the figures of the instant invention show that the second (upper) semiconductor device is supported collectively by other elements under the second semiconductor device such as the wires and the adhesive layer through forming a complete package.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 23 and 45 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 23 and 45 recite that the discrete elements supports "entirely" the back side of the semiconductor device and it is confusing to understand how the discrete elements (wires) can support the entire weight of the semiconductor device since this aspect is not disclosed in the instant invention.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 23, 24, 29, 30, 33, 40, 45, 46, 49, 50, 53, 59 and 61-64 are rejected under 35 U.S.C. 102(e) as being anticipated by Wu et al. (US 6400007), hereafter Wu.

Regarding claims 23 and 45, Fig. 4 of Wu shows a device to use a method for assembling semiconductor devices with a densely stacked arrangement (col.2, line 64 through col. 3, line 61), comprising;

a first semiconductor device 28;

discrete conductive elements 32 over portions of said first semiconductor device and; positioning a second semiconductor device 34 over the first semiconductor device, a back side of the second semiconductor device resting upon at least some of discrete conductive elements and being supported by being electrically isolated from each other (col.3, lines 54-56).

Art Unit: 2811

Regarding the limitation of "a back side of the second semiconductor device ... being supported thereby," Fig. 5 of Wu shows that the discrete conductive elements (the wires) contributes to support the back side of the second semiconductor device with adhesive layers (50, 52) since the wires are in the direct contact beneath the back side of the second semiconductor device. In addition, Examiner would like to point out that the second (upper) semiconductor device is supported *collectively* by other elements under the second semiconductor device such as the wires and the adhesive layer through forming a complete package. Note that even the lower (first) semiconductor contributes a part of the collective support for the upper semiconductor device. That is, all elements connected directly or indirectly to one another is "collectively support one another."

Regarding the limitation in the preamble of claim 45, Fig. 4 of Wu shows "semiconductor device in a stacked arrangement with stacked arrangement having a height substantially equal to combined thickness of each of the semiconductor device and distances discrete conductive elements associated therewith protrude above said each of the semiconductor devices." In addition, note that the limitation in the preamble does not have patentable weight because it has been held that a preamble is denied the effect of a limitation where the claim is drawn to a structure and the portion of the claim following the preamble is a self-contained description of the structure not depending for completeness upon the introductory clause. *Kropa v. Robie*, 88 USPQ 478 (CCPA 1951).

Regarding claims 24 and 46, Wu discloses positioning the second semiconductor

Art Unit: 2811

device comprises positioning the second semiconductor device on said at least some of discrete conductive elements with the back side and the discrete conductive elements in mutual electrical isolation (col.3, lines 54-56).

Regarding claims 29 and 49, Wu discloses a quantity of adhesive material 50 to at least an active surface of the first semiconductor device (col.3, lines 24-25).

Regarding claims 30 and 50, it is inherent that the device of Wu shows drawing the second semiconductor device toward the first semiconductor device after applying the adhesive on the first device since the adhesive is applied on the active surface of the first semiconductor device and positioning the second semiconductor device is followed.

Regarding claims 33 and 53, it is inherent that the applying is effected after the positioning the second semiconductor device since positioning the second semiconductor device has to be done before permanent adhering to the first semiconductor device.

Regarding claims 40 and 59; Wu discloses securing the first semiconductor device and a substrate to one another (col.3, lines 16-20).

Regarding claim 61, it is inherent that electrical communication would be established between bond pads of the second semiconductor device (34) and the corresponding contact areas of the substrate (col. 3, lines 41-43) in order to have the device operate functionally.

Regarding claim 62, Fig. 4 of Wu shows establishing communication comprises placing additional discrete conductive elements (56; wires) between each of the bond pads and the corresponding contact area of the corresponding contact areas.

Art Unit: 2811

Regarding claim 63, Fig. 4 of Wu shows proving at least one connective elements (42; signal output terminal) in communication with at least one bond pad of each of said first and second semiconductor devices (col. 3, lines 4-8).

Regarding claim 64, Wu discloses a method further comprising encapsulating (58 in Fig. 4; a packaging layer) said first and second semiconductor devices (col. 3, lines 44-47).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 25, 26, 31, 34, 35, 41-44, 47, 51, 54-58 and 60 are rejected under 35 U.S.C. 103(a) as being unpatentable under obviousness over Wu in view of Lee et al. (US 6,388,313), hereafter Lee.

Regarding claims 25 and 47, Wu discloses the most aspect of the instant invention except "providing a dielectric coating on at least portion of said discrete conductive elements." Lee discloses a method providing a dielectric coating on at least portion of said discrete conductive elements (col. 5, lines 40-44). It would have been obvious to one of ordinary skill in the art at the time of the invention to apply a coat on the discrete conductive elements (wires) of Wu's device with the teaching of Lee in order to prevent a short circuit between the semiconductor device and the bare wires.

Art Unit: 2811

Regarding claim 26, Lee shows a method wherein the providing comprises forming at least one of a dielectric oxide and a dielectric polymer coating on at least said portions of the discrete conductive elements (col. 5, lines 22-24).

Regarding claims 31 and 51, Wu does not disclose "said drawing is effected by at least one of capillary action of the adhesive material, curing of the adhesive material, application of heat to the adhesive material, and vibration of the adhesive material." However, it would be obvious that such drawing is effected by one of the effects recited by the pending claim since Wu's adhesive material (resin) is identical to the one recited in the instant invention. Furthermore, Lee discloses the drawing is effected by at least curing of the adhesive material (resin) and application of heat to the adhesive material (curing; col. 5, lines 32-40).

The limitations regarding claims 34 and 35 have been discussed in claims 30 and 31 with the combined teaching of Wu and Lee.

Regarding claim 41, Wu does not disclose "said placing the discrete conductive elements comprises securing the discrete conductive elements to contact areas of the substrate and the bond pads of the first semiconductor device." Lee shows a method wherein the placing the discrete conductive elements comprises securing the discrete conductive elements to contact areas of the substrate and the bond pads of the first semiconductor device (col. 5, lines 8-10). It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teaching of Lee into the device of Wu in order to have signals transferred between the stacked devices through having the discrete conductive elements (wires) secured on the contact areas (bond pads) on the substrate.

Art Unit: 2811

Regarding claim 42, Lee shows the securing comprises electrically connecting bond pads of the second semiconductor device to the corresponding contacts areas of the substrate (col. 5, lines 13-16).

Regarding claim 43, Lee shows encapsulating at least portion of at least one of the substrate, the first semiconductor device, and the second semiconductor device (col. 6, lines 32-36).

Regarding claim 44, Lee shows forming external conductive elements 27 in Fig. 1 on the substrate in electrical communication with corresponding contact areas (col. 5, lines 1-4).

Limitations of claims 54 and 55 have been discussed in claims 34 and 35.

Regarding claim 56, Wu fails to disclose "biasing at least one of the first and second semiconductor devices toward the other of the first and second semiconductor devices." Lee shows biasing at least one of the first and second semiconductor devices toward the other of the first and second semiconductor devices (col. 4, lines 54-68). It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teaching of Lee into the device of Wu in order to have an electrical connection for a necessary circuit configuration of the device.

Regarding claim 57, Lee shows controlling the biasing by means of adhesive (col. 4, lines 54-68).

Regarding claim 58, Lee shows the controlling the biasing comprises controlling the biasing force to a level sufficient to deform, kink, bend, or collapse the discrete conductive elements.

See the respective portions of the specification such as col. 5, lines 24-32.

Regarding claim 60, Wu fails to show "connecting the discrete conductive elements to corresponding contact areas of the substrate." Lee shows connecting the discrete conductive elements to corresponding contact areas of the substrate (col. 5, lines 8-10). It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teaching of Lee into the device of Wu in order to have current flow from supply contact areas of the substrate to the semiconductor devices through the discrete conductive elements (wires).

Claims 27, 32 and 48 are rejected under 35 U.S.C. 103(a) as being unpatentable under obviousness over Wu in view of Shim et al. (US 6,531,784), hereafter Shim.

Regarding claims 27 and 48, Wu does not disclose positioning a dielectric layer at least portions of the backside of the second semiconductor device. Fig. 7 of Shim shows the dielectric layer (50C) on the portion of the backside of the second semiconductor device. It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teaching of Shim into the device of Wu in order to enhance the electrical isolation between the devices and the wires.

Regarding claim 32, Wu does not disclose positioning a dielectric layer at least portions of the backside of the second semiconductor device. Fig. 3 of Shim shows the dielectric layer (44) on the portion of the backside of the second semiconductor device. It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teaching of Shim into the device of Wu in order to mount two devices securely.

Response to Arguments

Applicant's arguments filed July 23, 2007 have been fully considered but they are not persuasive.

Rejections under 35 U.S.C. § 112, First Paragraph and Second Paragraph are maintained. Applicant argues that "[b]oth of these claims recite that, at some point during the process, a second semiconductor device is entirely supported by discrete conductive elements that are located over portions of a first semiconductor device." This argument is not persuasive since the instant invention discloses that the adhesive is applied taller than the height of the discrete conductive elements (the wires), clearly indicating that the top semiconductor is supported by the adhesive "at some point during the process." Applicant further argues that "[t]he as-filed specification, at several locations (see, e.g., paragraphs [00151 and [0059]; FIG. 14), provides support for processes in which a semiconductor device is entirely supported by intermediate conductive elements that are located at least partially over another semiconductor device." This argument is not persuasive since the instant invention discloses in paragraphs [00151 and [0059] that the top semiconductor is supported "collectively" by the discrete conductive elements. Furthermore, one of ordinary skill in the art readily understands that the wires alone cannot support the weight of the semiconductor chip.

Rejections under 35 U.S.C. § 102 are maintained. Applicant argues that "[i]ndependent claim 23 recites, among other things, 'positioning a second semiconductor device at least partially over [a] first semiconductor device, a back side of the second semiconductor device resting upon at least some ... discrete conductive elements and being entirely supported thereby...' (emphasis supplied). Independent claim 45 recites, among other things, 'positioning a second semiconductor device at least partially over [a] first semiconductor device and on at least

some discrete conductive elements,,, such that the second semiconductor device is entirely supported by the at least some discrete conductive elements ...'." Note that as discussed above, the instant invention does not show that a second (a top) semiconductor device is entirely supported by discrete conductive elements. With this understanding, Wu shows all the limitation in the claims. Furthermore, the second (top) semiconductor device has to be resting upon some discrete conductive elements (wires). Otherwise, the wires would be pressed down to cause malfunction of the semiconductor device by possible short circuit. As discussed above, one of ordinary skill in the art readily understands that the wires alone cannot support the weight of the semiconductor chip.

Rejections under 35 U.S.C. § 103(a) are maintained. Applicant argues that "[t]o establish a *prima facie* case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) must teach or suggest all the claim limitations. The teaching or suggestion to make the claimed combination and the reasonable expectation of success must both be formed in the prior art, and not based on applicant's disclosure. *In re Vaeck*, 947 F.2d 488, 20 U SPQ2d 1438 (Fed. Cir. 1991)." Firstly, note that it is merely speculative that the combination of the referred prior art is based on applicant's disclosure since Applicant does not provide substantially grounds to support this argument. Secondly, there is no requirement that a motivation to make the modification be expressly articulated. The test for combining references is what the combination of disclosures taken as a whole would suggest to

Art Unit: 2811

one of ordinary skill in the art. In re McLaughlin, 170 USPQ 209 (CCPA1971). References are evaluated by what they suggest to one versed in the art, rather than by their specific disclosures. *In re Bozek*, 163 USPQ 595 (CCPA) 1969.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Junghwa M. Im whose telephone number is (571) 272-1655. The examiner can normally be reached on MON.-FRI. 8:30AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne A. Gurley can be reached on (571) 272-1670. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Junghwa M. Im

Examiner

Art Unit 2811

jmi

10/10/2007